CPE 390: Microprocessor Systems Spring 2018

Lecture 12 Timer Functions

Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology Hoboken, NJ 07030

Adapted from HCS12/9S12 An Introduction to Software and Hardware Interfacing Han-Way Huang, 2010



What are Timer Functions?

- A microprocessor operating in a real-time embedded application has to be able to:
 - generate (output) signals/waveforms with precise timing characteristics so as to accurately initiate and control events in external system
 - analyze temporal properties of (input) signals/events detected in external system so as to accurately determine state of external system and react accordingly
- Microprocessor may need to perform
 - time delay creation and measurement
 - period and pulse-width measurement
 - frequency measurement
 - event counting
 - arrival time comparison
 - time-of-day tracking
 - periodic interrupt generation
 - waveform generation

How Should Timer Functions be Implemented?

- Possible to implement most timer functions in software using interrupt driven real-time clock to measure and schedule events
 - very expensive in terms of available processing power
 - difficult to respond accurately to fast (short time period) events
 - difficult and tedious to program
- These operations can be handled more efficiently in hardware
 - most microcontrollers include some type of timer peripheral
- The HCS12 includes powerful timer module to support these time-based functions
 - we will study the detailed operation of HCS12 timer
 - general principals and functions applicable to broad array of microcontrollers

HCS12 Timer System

- The HCS12 has a standard timer module that is built around a 16-bit timer counter
 - counter is clocked by sub-multiple of bus clock (E-clock) and can be started and stopped at any time
- Provides 8 channels of input capture or output compare
- Input capture copies value of timer into a register when a specified input event (signal edge) occurs
 - can be used to measure pulse-width, period, duty cycle etc.
 - optionally generates an interrupt
- Output compare waits for the timer to be equal to a value in a register and optionally generates an output signal
 - can be used to generate time delay, trigger action at some future time, create a complex digital waveform etc.
 - optionally generates an interrupt

HCS12 Timer System (2)

- The HCS12 also provides:
- Pulse Accumulator includes a second 16-bit counter to count input events arriving in a certain interval
 - can be used to simply count occurrences of some external event or measure frequency
- Pulse Width Modulation can be used to generate simple waveforms without intervention of CPU
 - user sets up period and duty cycle
- Timer module shares I/O pins (IOC0~IOC7) with Port T (PT0~PT7)
 - Port T pins are not available as general purpose parallel port pins when they are being used by Timer module.

Timer Block Diagram



Timer Counter Register

- Timer Counter Register (TCNT) is the primary 16-bit counter
 - can be directly read/written by user
 - always use 16-bit (word) access to guarantee correct read/write
 - three other registers related to operation of TCNT:

Timer Interrupt Flag Register 2 (TFLG2)



TOF: timer overflow flag

- this flag is set whenever TCNT rolls over from \$FFFF to \$0000
- flag can be cleared by writing a '1' to it

Timer Counter Registers

• Timer System Control Register 1 (TSCR1)

	7	6	5	4	3	2	1	0
	TEN	TSWAI	TSFRZ	TFFCA	0	0	0	0
reset:	0	0	0	0	0	0	0	0

TEN: timer enable bit

at

- '0' disables timer
- '1' allows timer to count
- TSWAI: timer stop in wait mode bit (used in power-down situations)*
- TSFRZ: timer stop in freeze mode bit (used in debugging)*
- TFFCA: timer fast flag clear all bits
 - '0' allows timer flag clearing to function normally
 - '1' causes flag to be cleared when corresponding data register is read

* we will not be using these bits

• Timer System Control Register 2 (TSCR2)

	7	6	5	4	3	2	1	0	
	ΤΟΙ	0	0	0	TCRE	PR2	PR1	PR0	
at reset:	0	0	0	0	0	0	0	0	

- **TOI:** timer overflow interrupt enable bit '0' interrupt disabled
 - '1' interrupt when TOF flag is set (i.e. when TCNT overflows)
- TCRE: timer counter reset enable bit* '0' counter free runs
 - '1' counter reset by successful output-compare 7
- PR2~0: sets counter clock pre-scale
 (E-clock is divided by this factor)
- * we will not be using this bit

PR2	PR1	PR0	Prescale Factor
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128
		•	9

Input Capture Function

- Input capture records the physical time of an external event
- Physical time is represented by contents of timer (TCNT)
- An event is represented by (rising or falling) edge on input pin



- When an event occurs:
 - value of timer is latched into a 16-bit register
 - flag is set (which may optionally generate an interrupt)
- HCS12 can employ up to eight input capture channels
 - each including a input pin, capture register and interrupt logic
- Input capture channels share circuitry with output compare function, so each channel can only be one or the other
 - TIOS register selects between these two functions

TIOS Register

- Port T has eights I/O (signal) pins that can be used:
 - to implement input-capture, OR
 - to implement output-compare OR
 - as a general purpose Port T parallel I/O pin*

• Timer Input-Capture/Output-Compare Select (TIOS)

	7	6	5	4	3	2	1	0
	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0
at reset:	0	0	0	0	0	0	0	0

IOS[7:0]: input-capture/output-compare configuration bits '0': the corresponding channel acts as an input-capture '1': the corresponding channel acts as an output-compare

* To use a pin as a general purpose Port T pin, set the IOS bit to '0' and see TCTL3 & 4

Registers Associated with Input Capture



- When an input capture channel is selected, but capture is disabled, the associated pin can be used as general purpose I/O (Port $T_{2}^{1/2}$

Registers Associated with Input Capture (2)

• Timer Interrupt Flag Register 1 (TFLG1)

	7	6	5	4	3	2	1	0
	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F
at reset:	0	0	0	0	0	0	0	0

C7F:C0F: input-capture-output-compare interrupt flag bits '0' interrupt (selected edge) condition has not occurred '1' interrupt (selected edge) condition has occurred

• Timer Interrupt Enable Register (TIE)

	7	6	5	4	3	2	1	0
	C7I	C6I	C5I	C4I	C3I	C2I	C1I	COI
at reset:	0	0	0	0	0	0	0	0

C7I:C0I: input-capture-output-compare interrupt enable bits

'0' interrupt disabled

'1' interrupt enabled

generates interrupt when corresponding bit of TFLG1 register is set 13

Registers Associated with Input Capture (3)

• Timer Counter Data Registers (TC7~TC0)

- Each input-capture channel has a 16-bit register TCn which holds count value captured when the selected signal edge arrives at the pin
 - this register is also used by the output-compare function when this function has been selected

• How to clear an input-capture interrupt flag:

- When selected edge event has been detected, interrupt flag in TFLG1 corresponding to that input channel is set
 - If corresponding interrupt enable bit in TIE register is set, this will generate an interrupt
- When processing an event it is important to clear this interrupt flag to
 (a) get ready for the next event and (b) prevent further interrupts
 - Interrupt flag can be manually cleared by writing a '1' to the interrupt flag bit in the TFLG1 register
 - Alternatively, if we set bit 4 (TFFCA) of the TSCR1 register, the interrupt flag will be automatically cleared whenever we read the value in the corresponding Timer Counter Data Register (TC*n*)
 - Note that flag cannot be manually cleared if TFFCA is set

Summary of Input Capture (Channel 4)



Applications of Input Capture

- Event arrival-time recording
 - e.g. logging personnel entry and exit in electronic key-card system, or recording arrival times of different swimmers in swimming competition
- Period Measurement
 - capture times of two successive rising or falling edges



- Pulse-width Measurement
 - capture time of rising edge and next falling edge



Applications of Input Capture (2)

- Duty Cycle Measurement
 - percentage of time that a periodic signal is high within single period



- Phase Difference Measurement
 - difference in arrival times (as percentage of period) of two signals of the same frequency



Applications of Input Capture (3)

- Interrupt Generation
 - Each input-capture function can be used as a distinct edge-sensitive interrupt source
- Event Counting
 - can be used in conjunction with output-compare function to count number of occurrences of certain event during specified time interval
 - counter incremented each time we get an input-capture interrupt



- Time Reference
 - activate an output specified period after detecting input event



Example: Period Measurement

 Use input-capture channel 0 to measure period of an unknown repetitive signal. Period is known to be shorter than 128ms. Assume the E-clock frequency is 24 MHz



Since input capture register is 16-bit, longest period we can measure with pre-scaler set to 1 is $2^{16}/24 MHz = 2.73 ms$

To measure a period up to 128 ms, we have two options:

(a) set pre-scale = 1 and count no. of times timer counter overflows

(b) set pre-scale = 64 and know that timer counter will not overflowOption (a) gives greater accuracy, but is more difficult to programWe will use option (b)

Steps in Period Measurement

1. Enable timer-counter

Set timer-counter pre-scale to 64 Enable rising edge events on channel 0 Clear C0F flag

- 2. Wait for COF = 1
- 3. Save time of captured first edge Clear C0F flag
- 4. Wait for COF = 1
- Read time of captured second edge
 Take difference between second and first captured edges

Result will be number of clock cycles \times clock period (= 2.67 μ s)

Code for Period Measurement

edge1: period:	include ORG DS.W DS.W	hcs12.inc \$800 1 1	;location to save first edge ;location to save period (in pre-scaled cycles)
	ORG movb bclr movb movb ldd	\$4000 #\$90, TSCR1 TIOS, \$01 #\$06, TSCR2 #\$01, TCTL4 TC0	;enable timer counter and fast flag clear option ;enable input-capture 0 ;disable TCNT overflow and set pre-scale=64 ;set to capture rising edge of PT0 signal ;clear the C0F flag
	brclr ldd std	TFLG1, \$01, * TC0 edge1	;wait for arrival of first edge ;save first edge and clear C0F flag
	brclr ldd subd std	TFLG1, \$01, * TC0 edge1 period	;wait for second edge ;compute the period (in pre-scaled cycles) ;save result
	swi		21

Example: Pulse-Width Measurement

 Use input-capture channel 0 to measure (with ±1µs resolution) pulse-width of a signal. Assume the E-clock frequency is 24 MHz



For 1µs resolution, set pre-scaler = 16 (resolution = 16/24 MHz = 670 ns) For long pulses (> 43 ms), the timer-counter may overflow many times Record # times timer-counter overflows using interrupts and store overflow count in 16-bit memory location

Maximum pulse width will now be $(2^{32} \times 16)/24 MHz = 2,863 s$ (~ 48 mins) To calculate pulse width (PW) given capture counts of first and second

edges (edge1, edge2) and counter overflow count (ovcnt):

if $(edge2 \ge edge1)$ then $PW = (ovcnt \times 2^{16}) + (edge2 - edge1)$

if (edge2 < edge1) then $PW = ((ovcnt - 1) \times 2^{16}) + (edge2 - edge1)$

Steps in Pulse-Width Measurement

- Set up timer-counter overflow interrupt vector Clear overflow count Enable timer-counter Set timer-counter pre-scale to 16 Enable rising edge events on channel 0 Clear COF flag
- 2. Wait for COF = 1
- Save time of captured first edge Clear C0F flag Enable counter-timer overflow interrupt Enable falling edge events
- 4. Wait for COF = 1
- Disable interrupts
 Read time of captured second edge
 Take difference between second and first captured edges
 If second edge count is smaller than first, decrement overflow counts

TOF ISR

Clear TOF flag increment overflow count return from interrupt

Code for Pulse-Width Measurement

edge1: ovflow: PW:	include ORG DS.W DS.W DS.W	hcs12.inc \$800 1 1 1	;location to save first edge ;'ovflow' with 'PW' gives a 4-byte puls ;measurement (in E-clock cycles)	se-width
	ORG movw lds movw movb bclr movb movb ldd brclr	\$4000 #tof_isr, \$3E5E #\$5000 #0, ovflow #\$90, TSCR1 TIOS, \$01 #4, TSCR2 #\$01, TCTL4 TC0 TFLG1, \$01, *	;set up TCNT overflow interrupt vector ;set up stack pointer ;clear overflow count ;enable timer counter and fast flag clean ;enable input-capture 0 ;disable TCNT interrupt and set pre-sca ;capture rising edge of PT0 signal ;clear the COF flag ;wait for arrival of first edge	r option lle=16
	movw movb bset cli	TC0, edge1 #\$80, TFLG2 TSCR2, \$80	;save first edge and clear COF flag ;clear TOF flag ;enable TOF interrupt ;enable (global) maskable interrupts	24

Code for Pulse-Width Measurement (2)

	movb brclr	#\$02, TCTL4 TFLG1, \$01, *	;capture falling edge of PT0 signal ;wait for second edge
	sei		;turn off interrupts
	ldd	TC0	
	subd	edge1	;compute the period (in pre-scaled cycles)
	std	PW	;save result
	bcc	done	; is second edge smaller? (could use bhs)
	ldx	ovflow	;yes – then decrement
	dex		
	stx	ovflow	
done:	swi		
tov_isr:	movb ldx	#\$80, TFLG2 ovflow	;clear TOF flag
	inx		;increment overflow count
	stx	ovflow	
	rti		

Output-Compare Function

- Output-compare used to trigger some action at a specific time in the future
- HCS12 supports up to eight output-compare channels, including:
 - 16-bit compare register TCx (same register as used in input-capture)
 - 16-bit comparator
 - output action pin PTx (can be pulled high, low, or toggled)
 - interrupt request option
- To set up an output-compare operation, the user:
 - activates output-compare channel & selects output pin function
 - makes a copy of current contents of TCNT register
 - adds to this a value equal to desired delay
 - stores the sum into output-compare register
- A successful compare will
 - set corresponding flag in TFLG1 register
 - optionally perform output pin operation
 - optionally generate interrupt

Output-Compare Registers

- In addition to registers already described under input-capture:
 - TCNT, TSCR1, TSCR2, TFLG1, TFLG2, TIOS and TIE
 - these registers perform essentially same function for output-compare
- Timer Control Registers 1 and 2 (TCTL1 and TCTL2)

	7	6	5	4	3	2	1	0
TCTL1:	OM7	OL7	OM6	OL6	OM5	OL5	OM4	OL4
at reset:	0	0	0	0	0	0	0	0
TCTL2:	OM3	OL3	OM2	OL2	OM1	OL1A	OM0	OL0
at reset:	0	0	0	0	0	0	0	0
		OM <i>n</i>	OLn		Output Level			
		0	0	no act	tion			
		0	1	toggle	OC <i>n</i> pin			
		1	0	clear (ЭС <i>п</i> pin t	o 0		27
		1	1	set O	Cn pin to	1		27

Summary of Output Capture (Channel 4)



Example: Waveform Generation

 Use output-compare channel 5 to generate an active-high 1.0 kHz waveform with a 30% duty cycle. Assume frequency of E-clock is 24 MHz.



Set pre-scaler = 8. Then TCNT period will be $1/3 \ \mu s$

Number of clock cycles for high and low output will be 900 and 2100

Steps in Waveform Generation

Variables:

HiCnt is duration of high level (900 cycles) LoCnt is duration of low level (2100 cycles)

- Enable timer-counter Set timer-counter pre-scale to 8 Set TIOS to enable OC5
- 2. Set OC5 pin action to "pull high" Start OC5 with count=LoCnt
- 3. Wait for C5F = 1
- 4. Change pin action to "pull low" Start OC5 with count=HiCnt
- 5. Wait for C5F=1
- 6. Go to step 2

Code for Waveform Generation

HiCnt: LoCnt:	include EQU EQU	hcs12.inc 900 2100		
	ORG	\$4000 #\$90_TSCP1	· anable TCNT with fast flag clear option	n
	movb	#\$90, TSCR1 #\$03, TSCR2	; set prescaler to 8	11
	bset	TIOS, \$20	; enable OC5	
low:	movb	#\$0C, TCTL1	; configure OC5 action to "pull high"	
	ldd	TCNT	; start OC5 with delay =LoCnt	
	addd	#LoCnt		
	std	TC5	; this also clears C5F	
	brclr	TFLG1, \$20, *	; wait until C5F=1 (which means PT5=1	.)
	movb	#\$04, TCTL1	; configure pin action to "pull low"	
	ldd	TCNT	; start OC5 with delay=HiCnt	
	addd	#HiCnt		
	std	TC5		
	brclr	TFLG1, \$20, *	; wait for C5F=1 (which means PT5=0)	
	bra	low	; repeat	31

Example: Waveform Generation with Interrupts

 Modify waveform generator to use interrupts, so that processor is free to do other useful work

HiCnt is duration of high level (900 cycles) LoCnt is duration of low level (2100 cycles) HiLo indicates current output (0 or 1)

- Set up OC5 interrupt vector Enable timer-counter Set timer-counter pre-scale to 8
- Set OC5 pin action to "pull high" Set HiLo to 0 Start OC5 with count=LoCnt Enable OC5 interrupt
- 3. Go do "other stuff"

OC5 ISR

- if HiLo=1 go to step 2 set pin action to "pull low" restart OC5 with count=HiCnt set HiLo=1 return from interrupt
- 2. set pin action to "pull high" restart OC5 with count=LoCnt set HiLo=0 return form interrupt

Code for Waveform Generation with Interrupts

HiCnt: LoCnt: HiLo:	include EQU EQU ORG ds.b	hcs12.inc 900 2100 \$800 1	; flag to indicate current output level (0 or 1)
	ORG movw lds movb movb bset	\$4000 #OC5isr, \$3E64 #\$5000 #\$90, TSCR1 #\$03, TSCR2 TIOS, \$20	;set up OC5 interrupt vector ;set up stack pointer ;enable TCNT with fast flag clear option ;set prescaler to 8 ;enable OC5
	movb ldd addd std	#\$0C, TCTL1 TCNT #Lo_Cnt TC5	;configure OC5 action to "pull high" ;clear C5F flag and start with delay=LoCnt
	CII	ПILO	, set current output mag $= 0$

Code for Waveform Generation with interrupts (2)

movb	#\$20, TIE	;enable OC5 interrupt
cli		;enable (global) interrupts
bra	other_stuff	;while OC5 generates output waveform

Code for Waveform Generation with interrupts (3)

OC5isr:	tst	HiLo	; what is current output level?
	bne	low_next	; if one, then low level next
	movb	#\$08, TCTL1	; set output to "pull low"
	ldd	TCNT	
	addd	#HiCnt	;clear C5F flag and restart with delay=HiCnt
	std	TC5	
	movb	#1, HiLo	;set current output level=1
	rti		
low next:	movb	#\$0C, TCTL1	; set output to "pull high"
	ldd	TCNT	
	addd	#LoCnt	;clear C5F flag and restart with delay=LoCnt
	std	TC5	
	clr	HiLo	;set current output level=0
	rti		

Example: Measure Frequency

- Combine the use of input-capture and output-compare functions to measure frequency.
- Set up OC1 to define a one second measuring period. Use IC0 to count number of rising edges on TC0 during a one second interval. Assume E-clock is 8 MHz



Note that PT1 signal is not needed externally. OC1 is simply used to generate an "internal" time period for counting edges on PT0 Set pre-scaler = 8. Then TCNT period will be 1 μ s One second period can be measured as 100 times 10ms Use interrupts to count PT0 edges

Code Frequency Measurement

oc_cnt: freq:	include ORG ds.b ds.w	hcs12.inc \$800 1 1	;variable to count 10ms periods ;variable to count edges on PT0
	ORG movw lds movb movb movb movb ldd bset cli	\$4000 #tc0isr, \$3E6E #\$5000 #\$90, TSCR1 #\$03, TSCR2 #\$02, TIOS #100, oc_cnt #0, freq #\$01, TCTL4 TC0 TIE, \$01	;set up IC0 interrupt vector ;set up stack pointer ;enable TCNT with fast flag clear option ;set pre-scaler to 8 ;enable OC1 and IC0 ;initialize 10ms period counter to 100 periods ;initialize edge count to 0 ;configure IC0 to capture rising edges ;clear C0F flag ;enable interrupts on IC0 ;enable (global) interrupts

Code Frequency Measurement

continue:	ldd addd std	TCNT #10000 TC1	;set OC delay to 10,000 cycles
	brclr	TFLG1, \$02, *	; wait for 10 ms
	dec	oc_cnt	;are we done yet?
	bne	continue;	
	bclr	TIE, \$01	;disable IC0 interrupt to stop counting
	swi		
tc0isr:	ldd	TC0	;clear C0F flag
	ldx	freq	
	inx		;increment edge-count
	stx	freq	
	rti		

Example: Siren Oscillator

 A small speaker is attached to PT0. Write a program to generate a siren that oscillates between 300 Hz and 1200 Hz at 0.5 second intervals. Assume E-clock = 24 MHz



Set pre-scaler to 8. Each count is then 1/3 μs

Use OC0 in interrupt mode to generate continuous square wave at specified frequency (300 or 1200 Hz)

Use OC4 in polling mode to switch frequencies every 500 ms

Code Siren Oscillator

hi_freq: lo_freq: delay:	include EQU EQU ORG ds.w	hcs12.inc 1250 5000 \$800 1	;1200 Hz half-period in units of 1/3 us ;300 Hz half-period in units of 1/3 us ;delay variable to determine frequency
	ORG movw lds movb movb bset movb movw ldd addd std bset cli	\$4000 #tc0isr, \$3E6E #\$5000 #\$90, TSCR1 #\$03, TSCR2 TIOS, \$03 #\$01, TCTL2 #hi_freq, delay TCNT delay TC0 TIE, \$01	;set up OC0 interrupt vector ;set up stack pointer ;enable TCNT with fast flag clear option ;set pre-scaler to 8 ;enable OC1 and OC0 ;configure OC0 to toggle output ;start with high tone ;set up half-period delay ;enable interrupts on OC0 ;enable (global) interrupts

Code Siren Oscillator (2)

forever:	ldy	#50	; count 50 x 10ms periods	
hiloop:	ldd	TCNT		
	addd	#30000	; set up OC1 for 10ms delay	
	std	TC1		
	brclr	TFLG1, \$02, *	; wait until C1F is set	
	dbeq	y, hiloop	; repeat 50 times	
	movw	#lo_freq, delay	; change to low tone	
	ldy	#50	; count 50 x 10ms periods	
loloop:	ldd	TCNT		
	addd	#30000	; set up OC1 for 10ms delay	
	std	TC1		
	brclr	TFLG1, \$02, *	; wait until C1F is set	
	dbeq	y, loloop	; repeat 50 times	
	movw	#hi_freq, delay	; change to high tone	
	bra	forever		
tc0isr:	ldd	TC0	; re-arm OC0	
	addd	delay		
	std	TCO		4 1
	rti			41