

## HCS12/9S12 Instruction Set Reference

ABA	$(A)+(B) \Rightarrow A$ , Add accumulator A and B	EMUL	$(Y) \times (D) \Rightarrow Y:D$ , 16 by 16 Bit Multiply (unsigned)
ABX	$(B)+(X) \Rightarrow X$ , Translates to LEAX B,X	EMULS	$(Y) \times (D) \Rightarrow Y:D$ , 16 by 16 Bit Multiply (signed)
ABY	$(B)+(Y) \Rightarrow Y$ , Translates to LEAY B,Y	EORA	$(A) \oplus (M) \Rightarrow A$ , Exclusive OR A with Memory
ADCA	$(A)+(M)+C \Rightarrow A$ , Add with Carry to A	EORB	$(B) \oplus (M) \Rightarrow B$ , Exclusive OR B with Memory
ADCB	$(B)+(M)+C \Rightarrow B$ , Add with Carry to B	EXG	Exchange Register to Register
ADDA	$(A)+(M) \Rightarrow A$ , Add without Carry to A	FDIV	$(D) \div (X) \Rightarrow X$ , Remainder $\Rightarrow D$ , Fractional Divide
ADDB	$(B)+(M) \Rightarrow B$ , Add without Carry to B	IBEQ	Increment Counter and Branch if = 0
ADDD	$(A:B)+(M:M+1) \Rightarrow A:B$ , add 16-bit to D	IBNE	Increment Counter and Branch if $\neq$ 0
ANDA	$(A) \bullet (M) \Rightarrow A$ , Logical AND A with memory	IDIV	$(D) \div (X) \Rightarrow X$ , Remainder $\Rightarrow D$ , Integer Divide, (unsigned)
ANDB	$(B) \bullet (M) \Rightarrow B$ , Logical AND B with memory	IDIVS	$(D) \div (X) \Rightarrow X$ , Remainder $\Rightarrow D$ , Integer Divide, (signed)
ANDCC	$(CCR) \bullet (M) \Rightarrow CCR$ , Logical AND CCR with Memory	INC	$(M)+1 \Rightarrow M$ , Increment Memory Location
ASL	Arithmetic Shift Left	INCA	$(A)+1 \Rightarrow A$ , Increment Accumulator A
ASLA	Arithmetic Shift Left Accumulator A	INCB	$(B)+1 \Rightarrow B$ , Increment Accumulator B
ASLB	Arithmetic Shift Left Accumulator B	INS	$(SP)+1 \Rightarrow B$ , equivalent to LEAS 1, SP
ASLD	Arithmetic Shift Left Accumulator D	INX	$(X)+1 \Rightarrow X$ , Increment Index Register X
ASR	Arithmetic Shift Right	INY	$(Y)+1 \Rightarrow Y$ , Increment Index Register Y
ASRA	Arithmetic Shift Right Accumulator A	JSR	Jump to Subroutine
ASRB	Arithmetic Shift Right Accumulator B	LBCC	Long Branch if Carry Clear (if C = 0)
BCC	Branch if Carry Clear (if C = 0)	LBCS	Long Branch if Carry Set (if C = 1)
BCLR	$(M) \bullet [\overline{mm}] \Rightarrow M$ , Clears Bit(s) in Memory	LBEQ	Long Branch if Equal (if Z = 1)
BCS	Branch if Carry Set (if C = 1)	LBGE	Long Branch if Greater or Equal, (if $N \oplus V = 0$ ), (signed)
BEQ	Branch if Equal (if Z = 1)	LBGT	Long Branch if Greater Than (if $Z+(N \oplus V) = 0$ ), (signed)
BGE	Branch if Greater Than or Equal (if $N \oplus V = 0$ )(signed)	LBHI	Long Branch if Higher (if $C+Z = 0$ ), (unsigned)
BGND	Place CPU in Background Mode	LBHS	Long Branch if Higher or Same, (if C = 0), (unsigned)
BGT	Branch if Greater Than (if $Z+(N \oplus V) = 0$ )(signed)	LBLE	Long Branch if $\leq$ , (if $Z+(N \oplus V)=1$ ), (signed)
BHI	Branch if Higher	LBLO	Long Branch if Lower, if (C=1), (unsigned)
BHS	Branch if Higher or Same, (if C = 0)(unsigned)	LBLS	Long Branch if Lower or Same, if (C+Z=1), (unsigned)
BITA	$(A) \bullet (M)$ Logical AND A with memory, sets CCR	LBLT	Long Branch if Less Than, if ( $N \oplus V = 1$ ), (signed)
BITB	$(B) \bullet (M)$ , Logical AND B with memory, sets CCR	LBMI	Long Branch if Minus (if N = 1)
BLE	Branch if Less Than or Equal, (if $Z+(N \oplus V) = 1$ )(signed)	LBNE	Long Branch if Not Equal (if Z = 0)
BLO	Branch if Lower, if (C=1)(unsigned), equivalent to BCS	LBPL	Long Branch if Plus (if N = 0)
BLS	Branch if Lower or Same, (if $C+Z = 1$ )(unsigned)	LBRA	Long Branch Always (if 1 = 1)
BLT	Branch if Less Than, (if $N \oplus V = 1$ )(signed)	LBRN	Long Branch Never (if 1 = 0)
BMI	Branch if Minus, (if N = 1)	LBVC	Long Branch if Overflow Bit Clear (if V = 0)
BNE	Branch if Not Equal, (if Z = 0)	LBVS	Long Branch if Overflow Bit Set (if V = 1)
BPL	Branch if Plus, (if N = 0)	LDAA	$(M) \Rightarrow A$ , Load Accumulator A
BRA	Branch Always, A(if 1 = 1)	LDAB	$(M) \Rightarrow B$ , Load Accumulator B
BRCLR	Branch if $[M] \bullet [mm] = 0$ , (if all selected Bit(s) Clear)	LDD	$(M:M+1) \Rightarrow A:B$ , Load Double Accumulator D
BRN	Branch Never,(if 1 = 0)	LDS	$(M:M+1) \Rightarrow SP$ , Load Stack Pointer
BRSET	Branch if $(\overline{M}) \bullet (mm) = 0$ , (if all selected Bit(s) Set)	LDX	$(M:M+1) \Rightarrow X$ , Load Index Register X
BSET	$(M)+(mm) \Rightarrow M$ , Set Bit(s) in memory	LDY	$(M:M+1) \Rightarrow Y$ , Load Index Register Y
BSR	Branch to Subroutine	LEAS	Effective Address $\Rightarrow SP$ , Load Effective Address into SP
BVC	Branch if Overflow Bit Clear (if V = 0)	LEAX	Effective Address $\Rightarrow X$ , Load Effective Address into X
BVS	Branch if Overflow Bit Set (if V = 1)	LEAY	Effective Address $\Rightarrow Y$ , Load Effective Address into Y
CBA	$(A)-(B)$ , Compare 8-bit Accumulators	LSL	Logical Shift Left (same function as ASL)
CLC	$0 \Rightarrow C$ , Clear Carry Bit	LSLA	Logical Shift Accumulator A to Left
CLI	$0 \Rightarrow I$ , Enable Interrupts	LSLB	Logical Shift Accumulator B to Left
CLR	$0 \Rightarrow M$ , Clear Memory Location	LSLD	Logical Shift Left D Accumulator (equiv. to ASLD)
CLRA	$0 \Rightarrow A$ , Clear Accumulator A	LSR	Logical Shift Right
CLRB	$0 \Rightarrow B$ , Clear Accumulator B	LSRA	Logical Shift Accumulator A to Right
CLV	$0 \Rightarrow V$ , Clear Overflow Bit	LSRB	Logical Shift Accumulator B to Right
CMPA	$(A)-(M)$ , Compare Accumulator A with Memory	LSRD	Logical Shift Right D Accumulator
CMPB	$(B)-(M)$ , Compare Accumulator B with Memory	MOV B	$(M_1) \Rightarrow M_2$ , Memory to Memory Byte-Move (8 Bit)
COM	$(\overline{M}) \Rightarrow M$ , One's Complement Memory Location	MOV W	$(M:M+1) \Rightarrow M:M+2$ , Memory to Memory Word-Move
COMA	$(\overline{A}) \Rightarrow A$ , One's Complement Accumulator A	MUL	$(A) \times (B) \Rightarrow A:B$ , 8 by 8 Unsigned Multiply
COMB	$(\overline{B}) \Rightarrow B$ , One's Complement Accumulator B	NEG	$0-(M) \Rightarrow M$ , Two's Complement Negate
CPD	$(A:B)-(M:M+1)$ , Compare D to Memory (16-Bit)	NEGA	$0-(A) \Rightarrow A$ , Negate Accumulator A
CPS	$(SP)-(M:M+1)$ , Compare SP to Memory (16-Bit)	NEGB	$0-(B) \Rightarrow B$ , Negate Accumulator B
CPX	$(X)-(M:M+1)$ , Compare X to Memory (16-Bit)	NOP	No Operation
CPY	$(Y)-(M:M+1)$ , Compare Y to Memory (16-Bit)	ORAA	$(A)+(M) \Rightarrow A$ , Logical OR A with Memory
DBEQ	Decrement Counter and Branch if Equal to 0	ORAB	$(B)+(M) \Rightarrow B$ , Logical OR B with Memory
DBNE	Decrement Counter and Branch if Not Equal to 0	ORCC	$(CCR)+M \Rightarrow CCR$ , Logical OR CCR with Memory
DEC	Decrement Memory Location	PSHA	$(SP)-1 \Rightarrow SP$ , (A) $\Rightarrow M_{(SP)}$ , Push A onto Stack
DES	Decrement Stack Pointer	PSHB	$(SP)-1 \Rightarrow SP$ , (B) $\Rightarrow M_{(SP)}$ , Push B onto Stack
DEX	Decrement Index Register X		
DEY	Decrement Index Register Y		
EDIV	$(Y:D) \div (X) \Rightarrow Y$ , Remainder $\Rightarrow D$ , (unsigned)		
EDIVS	$(Y:D) \div (X) \Rightarrow Y$ , Remainder $\Rightarrow D$ , (signed)		

## HCS12/9S12 Instruction Set Reference

<p>PSHC (SP)-1 ⇒ SP, (CCR) ⇒ M<sub>(SP)</sub>, Push CCR onto Stack</p> <p>PSHD (SP)-2 ⇒ SP, (A:B) ⇒ M<sub>(SP)</sub>:M<sub>(SP+1)</sub>, Push D onto Stack</p> <p>PSHX (SP)-2 ⇒ SP, (X<sub>H</sub>:X<sub>L</sub>) ⇒ M<sub>(SP)</sub>:M<sub>(SP+1)</sub>, Push X onto Stack</p> <p>PSHY (SP)-2 ⇒ SP, (Y<sub>H</sub>:Y<sub>L</sub>) ⇒ M<sub>(SP)</sub>:M<sub>(SP+1)</sub>, Push Y onto Stack</p> <p>PULA M<sub>(SP)</sub> ⇒ A, (SP)+1 ⇒ SP, Pull A from Stack</p> <p>PULB M<sub>(SP)</sub> ⇒ B, (SP)+1 ⇒ SP, Pull B from Stack</p> <p>PULC M<sub>(SP)</sub> ⇒ CCR, (SP)+1 ⇒ SP, Pull CCR from Stack</p> <p>PULD M<sub>(SP)</sub>:M<sub>(SP+1)</sub> ⇒ A:B, (SP)+2 ⇒ SP, Pull D from Stack</p> <p>PULX M<sub>(SP)</sub>:M<sub>(SP+1)</sub> ⇒ X<sub>H</sub>:X<sub>L</sub>, (SP)+2 ⇒ SP, Pull X from Stack</p> <p>PULY M<sub>(SP)</sub>:M<sub>(SP+1)</sub> ⇒ Y<sub>H</sub>:Y<sub>L</sub>, (SP)+2 ⇒ SP, Pull Y from Stack</p> <p>ROL Rotate Memory Left through Carry</p> <p>ROLA Rotate A Left through Carry</p> <p>ROLB Rotate B Left through Carry</p> <p>ROR Rotate Memory Right through Carry</p> <p>RORA Rotate A Right through Carry</p> <p>RORB Rotate B Right through Carry</p> <p>RTI Return from Interrupt</p> <p>RTS Return from Subroutine</p> <p>SBA Subtract B from A</p> <p>SBCA Subtract with Borrow from A</p> <p>SBCB Subtract with Borrow from B</p> <p>SEC 1 ⇒ C, Translates to ORCC #01</p> <p>SEI 1 ⇒ I, Translates to ORCC #010</p> <p>SEV 1 ⇒ V, Translates to ORCC #02</p>	<p>STAA (A) ⇒ M, Store A to Memory</p> <p>STAB (B) ⇒ M, Store B to Memory</p> <p>STD (A) ⇒ M, (B) ⇒ M+1 Store D to Memory</p> <p>STS (SP<sub>H</sub>:SP<sub>L</sub>) ⇒ M:M+1 Store Stack Pointer</p> <p>STX (X<sub>H</sub>:X<sub>L</sub>) ⇒ M:M+1 Store Index Register X</p> <p>STY (Y<sub>H</sub>:Y<sub>L</sub>) ⇒ M:M+1 Store Index Register Y</p> <p>SUBA (A)-(M) ⇒ A, Subtract Memory from A</p> <p>SUBB (B)-(M) ⇒ B, Subtract Memory from B</p> <p>SUBD (B)-(M:M+1) ⇒ D, Subtract Memory from D</p> <p>SWI Software Interrupt</p> <p>TBEQ Test Counter and Branch if Zero</p> <p>TBNE Test Counter and Branch if Not Zero</p> <p>TFR Transfer Register to Register</p> <p>TST Test Memory for Zero or Minus</p>
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

