**CpE 487 Digital Design Lab**

**Lab 3: VGA Bouncing Ball I**

1. **Introduction**

In this lab, we will program the FPGA on the Nexys2 board to display a “bouncing ball” on a 640 x 480 VGA monitor connected to the VGA interface on the board. This will requires us to generate the required sync and video signals consistent with the VGA standard.

1. **VGA Display**

Video Graphics Array (VGA) is a standard that was originally developed for driving CRT displays from a PC. The original image format was 640x480 RGB color. Over the years, VGA has been extended to accommodate much higher resolution displays. In the lab, we will limit ourselves to the 640x480 format.

The VGA protocol was designed to drive a cathode ray tube (CRT) display in which an electron beam is raster scanned across the screen as shown in Figure 1. Each video frame, the beam is scanned across the screen 480 times to create 480 lines of displayable information. We divide, in turn, each horizontal line into 640 pixels of displayable information. Each pixel is also defined by a red, green and blue intensity which defines the brightness and the color of that pixel. The display runs at a frame rate of 60 complete frames per second. This is fast enough for your eye to see a continuous (rather than a flickering) image.

|  |
| --- |
|  |
| **Figure 1 VGA Raster Scan Format** |

The PC (or FPGA in our case) generates horizontal and vertical synchronization signals to control the raster scanning of the display. A horizontal (HSYNC) pulse triggers the horizontal scanning of the next line. A VSYNC pulse brings the beam back up to the top of the display (row 0) to begin a new frame. In addition to the sync pulses, the controller must supply red, green and blue video signals that describe the intensity of the current pixel. These are analog signals that range between 0V and 0.7V. These are generated on the Nexys2 board using an 8-bit video signal and a simple resistor based D/A converter as shown in Figure 2. The resistor values are chosen to work in conjunction with the 75 termination resistance of the VGA display. The 8-bit video signal includes 3-bits of red and green intensity and 2-bits of blue intensity (your eye is less sensitive to small changes in blue levels).

|  |
| --- |
|  |
| **Figure 2 Nexys2 VGA Interface** |

System timings for 640x480 60 Hz. operation are shown in Figure 3. The waveform describes both the vertical and horizontal sync signals. Note that the horizontal (line) period contains display time for the 640 pixels Tdisp, the HSYNC pulse Tpw and two blanking periods Tfp and Tbp which allow time for the beam retrace. Similarly the vertical (frame) period contains time for the 480 lines, the VSYNC pulse and extra time for the vertical retrace. The time periods shown in terms of *Clks* assume a 25 MHz clock.

|  |
| --- |
|  |
| **Figure 3 VGA System Timings** |

1. **Hardware Setup**

Connect the VGA display to the VGA port on the Nexys2 board as shown in Figure 4.

|  |
| --- |
| http://www.orion-el.ru/parserdata/full/DL-NEXYS2.jpg |
| **Figure 4 VGA Port** |

1. **Configuring FPGA**

**4.1 Create a New Project**

Use the Xilinx ISE software to create a new project named *VGAball* using the same *project settings* as in Labs 1 and 2.

**4.2 Add Source for “vga\_sync”**

Create a new VHDL source module called *vga\_sync*. This module will be used to generate the horizontal and vertical sync waveforms and also the pixel row and column addressing. Enter the following code into the *vga\_sync.vhd* edit window:

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity vga\_sync is

Port ( clock\_25MHz : in STD\_LOGIC;

red : in STD\_LOGIC;

green : in STD\_LOGIC;

blue : in STD\_LOGIC;

red\_out : out STD\_LOGIC;

green\_out : out STD\_LOGIC;

blue\_out : out STD\_LOGIC;

hsync : out STD\_LOGIC;

vsync : out STD\_LOGIC;

pixel\_row : out STD\_LOGIC\_VECTOR (9 downto 0);

pixel\_col : out STD\_LOGIC\_VECTOR (9 downto 0));

end vga\_sync;

architecture Behavioral of vga\_sync is

signal h\_cnt, v\_cnt: STD\_LOGIC\_VECTOR (9 DOWNTO 0);

begin

sync\_pr: process

variable video\_on: STD\_LOGIC;

begin

wait until rising\_edge(clock\_25MHz);

-- Generate Horizontal Timing Signals for Video Signal

-- h\_cnt counts pixels across line (800 total = 640 active + extras for sync and blanking)

-- Active picture for 0 <= h\_cnt <= 639

-- Hsync for 659 <= h\_cnt <= 755

if h\_cnt >= 799 then

h\_cnt <= "0000000000"; else

h\_cnt <= h\_cnt+1;

end if;

if (h\_cnt >= 659) and (h\_cnt <= 755) then

hsync <= '0'; else

hsync <= '1';

end if;

-- Generate Vertical Timing Signals for Video Signal

-- v\_cnt counts lines down screen (525 total = 480 active + extras for sync and blanking)

-- Active picture for 0 <= v\_cnt <= 479

-- Vsync for 493 <= h\_cnt <= 494

if (v\_cnt >= 524) and (h\_cnt = 699) then

v\_cnt <= "0000000000";

elsif h\_cnt = 699 then

v\_cnt <= v\_cnt+1;

end if;

if (v\_cnt >= 493) and (v\_cnt <= 494) then

vsync <= '0'; else

vsync <= '1';

end if;

-- Generate Video Signals and Pixel Address

if (h\_cnt <= 639) and (v\_cnt <= 479) then

video\_on := '1'; else

video\_on := '0';

end if;

pixel\_col <= h\_cnt;

pixel\_row <= v\_cnt;

-- Register video to clock edge and suppress video during blanking and sync periods

red\_out <= red and video\_on;

green\_out <= green and video\_on;

blue\_out <= blue and video\_on;

end process;

end Behavioral;

Expand the **Synthesize** command in the *Process* window and run **Check Syntax** to verify that you have entered the code correctly.

This module uses a 25MHz clock to drive horizontal and vertical counters *h\_cnt* and *v\_cnt* respectively. These counters are then used to generate the various timing signals. *vsync* and *hsync* are the vertical and horizontal sync waveforms that will go directly to the VGA display. *pixel\_col* and *pixel\_row* are the column and row address of the current pixel being displayed. This module also takes as input the current red, blue and video data and gates it with a signal called *video\_on*. This ensures that no video is sent to the display during the sync and blanking periods. Note that red, green and blue video are each represented as 1-bit (on-off) quantities. This is sufficient resolution for our application.

**4.3 Add Source for “ball”**

Create a new VHDL source module called *ball*. This module will be used to generate the red, green and blue video that will paint the ball on to the VGA display at its current position. Enter the following code into the *ball.vhd* edit window:

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity ball is

Port ( v\_sync : in STD\_LOGIC;

pixel\_row : in STD\_LOGIC\_VECTOR(9 downto 0);

pixel\_col : in STD\_LOGIC\_VECTOR(9 downto 0);

red : out STD\_LOGIC;

green : out STD\_LOGIC;

blue : out STD\_LOGIC);

end ball;

architecture Behavioral of ball is

constant size: integer:=8;

signal ball\_on: STD\_LOGIC; -- indicates whether ball is over current pixel position

-- current ball position - intitialized to center of screen

signal ball\_x: STD\_LOGIC\_VECTOR(9 downto 0):= CONV\_STD\_LOGIC\_VECTOR(320,10);

signal ball\_y: STD\_LOGIC\_VECTOR(9 downto 0):= CONV\_STD\_LOGIC\_VECTOR(240,10);

-- current ball motion - initialized to +4 pixels/frame

signal ball\_y\_motion: STD\_LOGIC\_VECTOR(9 downto 0):= "0000000100";

begin

red <= '1'; -- color setup for red ball on white background

green <= not ball\_on;

blue <= not ball\_on;

-- process to draw ball current pixel address is covered by ball position

bdraw: process (ball\_x, ball\_y, pixel\_row, pixel\_col) is

begin

if (pixel\_col >= ball\_x - size) and

(pixel\_col <= ball\_x + size) and

(pixel\_row >= ball\_y - size) and

(pixel\_row <= ball\_y + size) then

ball\_on <= '1'; else

ball\_on <= '0';

end if;

end process;

-- process to move ball once every frame (i.e. once every vsync pulse)

mball: process

begin

wait until rising\_edge(v\_sync);

-- allow for bounce off top or bottom of screen

if ball\_y + size >= 480 then

ball\_y\_motion <= "1111111100"; -- -4 pixels

elsif ball\_y <= size then

ball\_y\_motion <= "0000000100"; -- +4 pixels

end if;

ball\_y <= ball\_y + ball\_y\_motion; -- compute next ball position

end process;

end Behavioral;

­­­­­­­­­­­­­­­­­­­­\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

Highlight the *ball* module in the *Hierarchy* window, expand the **Design Utilities** command in the *Process* window and run **Check Syntax** to verify that you have entered the code correctly

This module maintains signals *ball\_x* and *ball\_y* which represent the current position of the ball on the screen. These are initialized to (320,240) to start the ball in the center of the screen. The module also maintains a signal *ball\_y\_motion* that represents the number of pixels that the ball should move in one frame period. This is initialized to +4 pixels/frame. The module generates one-bit red, green and blue video signals which are normally all set to ‘1’. This produces a white screen background. When the signal *ball\_on* is set, the green and blue signals go to ‘0’ which makes those pixels red.

The module takes as input the current pixel row and column address which is generated by the *vga\_sync* module. Whenever the ball position is within 8 pixels of the current pixel address (in both x and y directions), the process *bdraw* sets the signal *ball\_on*. This paints a red ball around the current pixel address.

A second process *mball* (activated by the *vsync* signal) updates the ball position once every frame. When the ball reaches the top of the screen, it changes the ball motion to -4 pixels per frame. When it reaches the bottom of the screen it changes the ball motion to +4 pixels per frame.

**4.4 Add Source for “vga\_top”**

Create a new VHDL source module called *vga\_top*. This module will connect the *vga\_sync* and *ball* modules together and connect the appropriate signals to the Nexys2 VGA port. Enter the following code into the *ball.vhd* edit window:

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity vga\_top is

Port ( clk\_50MHz : in STD\_LOGIC;

vga\_red : out STD\_LOGIC\_VECTOR (2 downto 0);

vga\_green : out STD\_LOGIC\_VECTOR (2 downto 0);

vga\_blue : out STD\_LOGIC\_VECTOR (1 downto 0);

vga\_hsync : out STD\_LOGIC;

vga\_vsync : out STD\_LOGIC);

end vga\_top;

architecture Behavioral of vga\_top is

signal ck\_25: STD\_LOGIC;

-- internal signals to connect modules

signal S\_red, S\_green, S\_blue: STD\_LOGIC;

signal S\_vsync: STD\_LOGIC;

signal S\_pixel\_row, S\_pixel\_col: STD\_LOGIC\_VECTOR (9 downto 0);

component ball is

Port ( v\_sync : in STD\_LOGIC;

pixel\_row : in STD\_LOGIC\_VECTOR(9 downto 0);

pixel\_col : in STD\_LOGIC\_VECTOR(9 downto 0);

red : out STD\_LOGIC;

green : out STD\_LOGIC;

blue : out STD\_LOGIC);

end component;

component vga\_sync is

Port ( clock\_25MHz : in STD\_LOGIC;

red : in STD\_LOGIC;

green : in STD\_LOGIC;

blue : in STD\_LOGIC;

red\_out : out STD\_LOGIC;

green\_out : out STD\_LOGIC;

blue\_out : out STD\_LOGIC;

hsync : out STD\_LOGIC;

vsync : out STD\_LOGIC;

pixel\_row : out STD\_LOGIC\_VECTOR (9 downto 0);

pixel\_col : out STD\_LOGIC\_VECTOR (9 downto 0));

end component;

begin

-- Process to generate 25 MHz clock from 50 MHz system clock

ckp: process

begin

wait until rising\_edge(clk\_50MHz);

ck\_25 <= not ck\_25;

end process;

-- vga\_driver only drives MSB of red, green & blue

-- so set other bits to zero

vga\_red(1 downto 0) <= "00";

vga\_green(1 downto 0) <= "00";

vga\_blue(0) <= '0';

add\_ball: ball port map( --instantiate ball component

v\_sync => S\_vsync,

pixel\_row => S\_pixel\_row,

pixel\_col => S\_pixel\_col,

red => S\_red,

green=> S\_green,

blue => S\_blue);

vga\_driver: vga\_sync port map( --instantiate vga\_sync component

clock\_25MHz => ck\_25,

red => S\_red,

green => S\_green,

blue => S\_blue,

red\_out => vga\_red(2),

green\_out => vga\_green(2),

blue\_out => vga\_blue(1),

pixel\_row => S\_pixel\_row,

pixel\_col => S\_pixel\_col,

hsync => vga\_hsync,

vsync => S\_vsync);

vga\_vsync <= S\_vsync; --connect output vsync

end Behavioral;

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

Right click on the module *vga\_top* in the *Hierarchy* window and select **Set as Top Module**.

**4.5 Synthesis and Implementation**

Highlight the *vga\_top* module in the *Hierarchy* window and execute the **Synthesis** command in the *Process* window.

Add an Implementation Constraint source file *vga\_top.ucf* and enter the following data into the edit window:

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

NET "clk\_50MHz" LOC = B8;

NET "vga\_hsync" LOC = T4;

NET "vga\_vsync" LOC = U3;

NET "vga\_red[0]" LOC = R9;

NET "vga\_red[1]" LOC = T8;

NET "vga\_red[2]" LOC = R8;

NET "vga\_green[0]" LOC = N8;

NET "vga\_green[1]" LOC = P8;

NET "vga\_green[2]" LOC = P6;

NET "vga\_blue[0]" LOC = U5;

NET "vga\_blue[1]" LOC = U4;

NET "ck\_25" TNM\_NET = ck\_25\_net;

TIMESPEC TS\_ck\_25 = PERIOD "ck\_25\_net" 40 ns HIGH 50%;

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

You will notice that in addition to specifying I/O pin numbers, the *vga\_top.ucf* also specifies a timing constraint. As part of the module *vga\_top*, we generate a 25 MHz clock named *ck\_25*. This signal is used to clock many flip-flops in the module *vga\_sync*. The high degree of loading on this signal raises the possibility that signal delays and clock skew may conspire to cause some of these flip-flops to not satisfy required setup and hold times. The *TNM\_NET* command identifies all the registers clocked by *ck\_25*. The timing constraint *TS\_ck\_25* tells the synthesis program that these circuits need to run with a clock period of 40 ns and a 50% duty cycle. The synthesis software will use this information to ensure that all setup and hold times are met on this clock network at 25 MHz.

Now highlight the *vga\_top* module in the Hierarchy window and run **Implement Design** followed by **Generate Programming File**.

**4.6 Download and Run**

Use the *Adept* software to download your configuration file *vga\_top.bit* and check out the result.

**4.7 Now let’s make some changes …**

Modify the VHDL code in the module ball to achieve the following:

1. Change the size and/or color of the ball and run your code.
2. Change the square ball to a round ball
3. Introduce a new signal *ball\_x\_motion* to allow the ball to move horizontally as well as vertically and add code so that it will also bounce of the left and right side walls.